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Abstract— Single-photon avalanche diodes (SPAD) are 
photodetectors with exceptional characteristics. This paper 
proposes a new approach to model them in Verilog-A HDL with 
the help of a powerful tool: TCAD simulation. Besides, to the best 
of our knowledge, this is first model to incorporate a trap-assisted 
tunneling mechanism, a cross-section temperature dependence of 
the traps, and the self-heating effect. Comparison with 
experimental data establishes the validity of the model. 
Keywords—CMOS; Verilog-A; TCAD simulation; single-photon 
avalanche diode (SPAD); device simulation. 
I.  INTRODUCTION 
Silicon-based single-photon avalanche diodes (SPADs) are 
semiconductor devices with the ability of detecting the arrival of 
isolated photons. They have been initially developed as a 
cheaper, magnetic-field-compatible replacement for 
photomultiplier tubes. They can be employed either to sense 
low-intensity luminous signals, by photon counting, or to 
timestamp the arrival these photons, enabling the estimation of 
their time-of-flight (ToF). Nowadays they can be built in CMOS 
technology, what allows incorporating functionality and opens 
the door to many more applications. Apart from depth and 
proximity sensors, SPADs are finding suitable application 
scenarios in fluorescence life-time microscopy (FLIM) and 
positron emission tomography (PET). 
Basically, a SPAD is a p-n junction biased above its 
breakdown voltage. In these conditions, anything can trigger a 
self-sustained avalanche like, for instance, a photon absorbed in 
the space-charge region. Over the last years there has been an 
interest to develop an accurate model of this device. However, 
its electrical characteristics and noise behavior have proven to 
be difficult to emulate. The first model of the SPAD using 
Verilog-A [1], solved convergence problems from previous 
SPICE models [2], and introduced the voltage dependence of the 
junction capacitance. This model, however, lacked some 
important statistical phenomenon, like dark count noise (DCR) 
and after-pulsing probability (AP). Later on, DCR and AP were 
included by [3][4]. However, band-to-band tunneling (BTBT), 
and the fact that AP has a strong dependence on the time since 
the previous avalanche event, was not considered in [3]. Another 
relevant contribution to DCR, trap-assisted tunneling (TAT), 
was not included in any of them.  
Our approach to SPAD modeling is based in exhaustive 
simulation with TCAD tools. In a first step, the fabrication 
process of the SPAD is simulated and a static characterization 
is carried out over the TCAD description of the device. This 
permit the inclusion of effects associated to complex structures, 
namely the guard ring, the second junction between the deep n-
well and the substrate, etc. In a second step, these simulation 
results are employed to build the model in Verilog-A1. 
Additional components in the device description are 
incorporated as  improvements over previous models, such as a 
different BTBT description than that in [4], using Kao’s 
correction [5] to Hurkx’s BTBT model [6] and the inclusion of 
Webster’s dark count spectroscopy results [7]. Also, this is the 
first SPAD model that considers the trap-assisted tunneling 
mechanism and quantifies the contribution of the self-heating 
effect and the temperature dependence of the cross-section of the 
traps and deep-level traps. 
II. TCAD SIMULATION 
A. Simulated device 
TCAD simulations have been conducted using Silvaco TCAD 
tools. The basic device structure consists in a 12 μm diameter 
active area device with a guard ring of low-doped p-well 
material, or T-Well, around the central p+/deep-n-well 
breakdown region, to avoid edge-junction breakdown.  
The device fabrication process flow has been simulated with 
Athena, SSuprem4 and Elite tools, belonging to the Silvaco 
TCAD suite. This consists in simulated layer implantations with 
ion beams and ion diffusion processes through a silicon lattice, 
so that the final device structure can be a realistic approach to a 
real SPAD with doping profiles that match that of a standard 
CMOS 0.18μm technology. 
B. Simulated tests 
Process simulation have been carried out with Atlas as part of 
Silvaco TCAD suite. This simulation include carrier mobility 
models (ANALYTIC, FLD.MOB), recombination models 
(CONSRH, AUGER), carrier statistics models (FERMI, BGN) 
and impact ionization models (SELB), all necessary to describe 
the physical phenomena present in the operation of a SPAD [8]. 
The first simulations were intended to characterize quantum   
1The Verilog-A model can be found at http://www2.imse-cnm.csic.es/icaveats/SPAD_12um.va 
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efficiency for different wavelengths, for a window of 
illumination that matched the active area. After that, a dc 
simulation was conducted to find out the I-V characteristics of 
the four SPADs at a given temperature. Key parameters are 
extracted along with their temperature dependence, namely: 
breakdown voltage, built-in voltage and maximum electric field 
for the primary and secondary junctions and the guard ring.      
III. CURRENT-VOLTAGE MODELING 
The analytical model is similar to that in [3] and is shown in 
Fig. 2. Unlike previous works, both primary and secondary 
junctions have been considered in order to describe the dc 
current-to-voltage relation. A fully differentiable pseudo-max 
function is used to avoid convergence problems when the 
reverse bias voltage is near the breakdown voltage [3]: 
 𝐼𝑆𝑃𝐴𝐷 = {
𝐼𝑆1                                           no avalanche
𝐼𝑆1 +
𝑉𝑛
𝑅𝑏𝑟𝑘
· ln (1 − 𝑒
𝑉𝐸
𝑉𝑛)  avalanche      
 
being 𝐼𝑆𝑃𝐴𝐷   the SPAD reverse current, 𝐼𝑆1 the saturation current 
through the primary junction. The three other parameters are: the 
breakdown series resistance (𝑅𝑏𝑟𝑘), the excess bias voltage 
(𝑉𝐸 = 𝑉𝐾𝐴 − 𝑉𝐵) and a normalization voltage (𝑉𝑛). 
The dynamic (ac) behavior of the SPAD can be determined 
by three contributions: the charges being stored in both depletion 
regions (𝑄𝑗1  and 𝑄𝑗2) and the anode-to-substrate (𝑄𝐴𝑆) stray 
capacitor. In other works, a cathode-to-substrate stray capacitor 
is used instead of the stored charge in a second depletion region 
[2]-[4].  
Therefore, the current at the diode terminals is: 
 𝐼𝐾 = 𝐼𝑆𝑃𝐴𝐷 + 𝐼𝑆2 +
𝑑𝑄𝑗1
𝑑𝑡
+
𝑑𝑄𝑗2
𝑑𝑡
 
                         𝐼𝐴 = −𝐼𝑆𝑃𝐴𝐷 −
𝑑𝑄𝑗1
𝑑𝑡
+
𝑑𝑄𝐴𝑆
𝑑𝑡
 
where 𝐼𝑆2 is the saturation current of the secondary junction.       
IV. MODELING OF STATISTICAL PHENOMENA 
There are three statistical phenomena that may trigger an 
avalanche in the SPAD. The first one is the arrival of a photon 
to the space charge region. Next one is the generation of charge 
carriers in the depletion region of the active area, that is 
responsible for the primary dark counts. And finally, the release 
of carriers from deep-level traps after previous avalanche 
pulses, that accounts for the secondary dark counts. 
A. Photon arrival 
The probability of a photon arriving to the space charge region 
and triggering an avalanche is governed by the photon detection 
efficiency (PDE): 
 𝑃𝐷𝐸 = 𝑄𝐸(𝜆) · 𝐹𝐹 · 𝑃𝑡𝑟 
being 𝑄𝐸(𝜆) the quantum efficiency, which can be determined 
by TCAD simulations, FF the fill factor and 𝑃𝑡𝑟  the avalanche 
triggering probability, which can be then approximated 
experimentally with the PDE data provided in [7] . 
B. Primary dark counts: thermal generation of carriers 
Thermal carrier generation is characterized by a carrier 
generation rate: 𝐶𝐺𝑅𝑇𝐻. It can be expressed by the well-known 
Shockley-Read-Hall theory of recombination through defects: 
 𝐶𝐺𝑅𝑇𝐻 =
𝑛𝑖𝐴𝑊
𝜏𝑒𝑓𝑓
(1 − 𝑒
−𝑞𝑉
2𝑘𝑏𝑇) 
Here, the difficulty lies in determining the effective carrier 
lifetime, 𝜏𝑒𝑓𝑓 . The work about dark count spectroscopy, 
presented at [7], suggests that the major source of DCR in 
modern SPADs is the phosphorus-vacancy defect or E-center. 
This known defect has an activation energy of 𝐸𝑎 ≈ 0.44eV 
below the conduction band and a cross-section of 𝜎𝑇 = 1.1 ∙
10−13cm2 [10]. If we consider this defect a single-level trap, 
that this energy is stable, that the semiconductor is non-
degenerate and that the trap acts mainly as a recombination 
center, 𝜏𝑒𝑓𝑓  can then be approximated [11]: 
 𝜏𝑒𝑓𝑓 ≈
𝜏𝑛𝑜(𝑝0+𝑝1+∆𝑛)+𝜏𝑝𝑜(𝑛0+𝑛1+∆𝑛)
𝑛0+𝑝0+∆𝑛
 
being 𝑛𝑜 and 𝑝𝑜 are electron and hole concentrations at thermal 
equilibrium, 𝑛1 and 𝑝1 are the SRH densities, and ∆𝑛 is the 
injection density level, which can be expressed as a linear 
Fig. 1. SPAD structure simulated with TCAD tools. The left border acts as an 
axis of revolution. 
Fig. 2.  SPAD analytical  model. 
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function of 𝐼𝑆𝑃𝐴𝐷  through TCAD simulations. Finally, 𝜏𝑛0 and 
𝜏𝑝0, the recombination lifetimes for electrons and holes, are 
given by: 
 𝜏0𝑛,𝑝 =
1
𝑣𝑡ℎ𝑒,ℎ 𝑁𝑇 𝜎𝑇 (1+Γ𝑛,𝑝)
 
where 𝑣𝑡ℎ𝑒,ℎ is the electron and hole thermal velocity, 𝑁𝑇 the 
density of recombination centers and 𝜎𝑇 the cross-section of this 
recombination centers, also called traps. Here the classic 
equations are modified by adding a parameter called the electric-
field enhancement factor (Γ) [11]. This parameter represents the 
trap-assisted tunneling component and can only be solved by 
numerical methods, however an exponential fit could be 
determined from the numerical results obtained and thus be 
added to the model: 
 Γ𝑛 ≈ 𝐺1(𝑇) · 𝑒
𝐺2(𝑇)·𝐸   
 Γ𝑝 ≈ 𝐺3(𝑇) · 𝑒
𝐺4(𝑇)·𝐸 
being E the electric field in the primary junction and G', 
parameters that show a quadratic dependence with the 
temperature that fit the numerical results above. It has to be 
mentioned that these results are consequence of the calculations 
from the TCAD simulations.   
C. Primary dark counts: band-to-band tunneling. 
With the scaling down of CMOS technology, the depletion layer 
is becoming increasingly thinner. This increases the electric 
field. When it approaches 7 ∙ 105 V cm⁄ , the probability of an 
avalanche being triggered by a carrier generated by a band-to-
band tunneling (BTBT) process becomes significant. 
In this paper,  we apply the work in [6] about the widely used 
Kao’s model to determine the carrier generation rate due to 
BTBT (𝐶𝐺𝑅𝐵𝑇𝐵𝑇), as it has been successfully reported [7]. 
Once the primary sources to dark count have been defined, 
the dark count rate due to primary sources can be expressed as 
[4]: 
 𝐷𝐶𝑅𝑃𝑅𝐼 = (𝐶𝐺𝑅𝑇𝐻 + 𝐶𝐺𝑅𝐵𝑇𝐵𝑇) · 𝑃𝑡𝑟  
Each carrier generation process follows a Poissonian 
distribution whose average value is its own CGR. Then, the time 
interval between two subsequent carrier generation events of 
each carrier generation process has an exponential distribution, 
whose expected mean value is respectively: 
 𝜏𝑇𝐻,𝐵𝑇𝐵𝑇 =
1
𝐶𝐺𝑅𝑇𝐻,𝐵𝑇𝐵𝑇
 
D. Secondary dark counts: after-pulsing. 
Deep-level traps are defects in the semiconductor lattice causing 
valid energy levels in the forbidden band-gap. During the 
triggering of an avalanche, some carriers may be captured by 
these deep-level traps. After a period of time that is statistically 
defined as the trap lifetime, the carrier is released. If the SPAD 
is ready to detect a photon at that time, this released carrier may 
trigger an additional avalanche. This phenomenon is called 
after-pulsing. In general, there are several deep level traps, and 
they can be modeled by different trap-lifetimes. 
The probability of after pulsing is a function of time as stated 
by [12], and is given by [12]: 
 𝑃𝑎(𝑡) = ∑
𝐴𝑖
𝜏𝑖
𝑒
−𝑡
𝜏𝑖𝑁𝑖=1  
being 𝐴𝑖 a pre-exponential factor, 𝑁 the number of deep-level 
traps, 𝑖 the i-th deep-level trap and 𝜏𝑖 the trap-lifetime of the i-th 
trap. The pre-exponential factor represents the probability of a 
carrier being captured by a unique deep-level i-th trap during an 
avalanche, and, if to be released, the probability for that carrier 
to trigger an avalanche [13]: 
 𝐴𝑖 = 𝑁𝑇𝑖  𝜎𝑇𝑖  𝑣𝑡ℎ𝑒  𝑛𝑒  𝑡𝑎 𝑃𝑡𝑟  
 𝑛𝑒 = ∫
𝐼𝑠𝑝𝑎𝑑
𝑞
𝑡𝑓
𝑡0
𝑑𝑡 
where 𝜎𝑇𝑖 represents the cross-section of the i-th deep-level trap, 
𝑛𝑒 the electrons generated during the last avalanche, 𝑁𝑇𝑖 the i-th 
deep-level trap density and 𝑡𝑎 the duration time of the last 
avalanche which begins at  𝑡0 and ends at  𝑡𝑓. 
In our work we used the data provided by [4], who models 
the after-pulsing with 3 deep-level traps (1 slow trap of 156 ns 
of trap-lifetime, and 2 fast traps of 23 and 28 ns trap-lifetime at 
a temperature of 300K). The traps cross-sections were 
approximated from the data provided by the work in [3]. 
E. Modeling of temperature effects 
This work includes two additional temperature-dependent 
effects that has not be included in other works to the best of our 
knowledge: 
1) Trap and deep-level trap cross-section temperature 
dependece (σT): The values associated to these parameters, 
described in this work, are considered to be at room temperature 
(300K). If we take it as a reference [14]: 
 𝜎𝑇 = 𝜎300𝑒
𝐸𝐴
𝑘𝐵
(
1
300
−
1
𝑇
)
 
2) Self-Heating: the generated current by avalanches 
increases the device temperature significantly. This work just 
considered the simple model of Joule heating: 
   ∆𝑇 = 𝑃𝑤 ·  𝑅𝑇 = 𝑅𝐸 · 𝐼𝑆𝑃𝐴𝐷
2 · 𝑅𝑇 
where 𝑃𝑤 is the dissipated power in the SPAD, 𝑅𝑇 the thermal 
resistance and RE the electric resistance of the volume of the 
device where the current flows. It is to be noted that the thermal 
resistance of silicon is also temperature-dependent. 
V. SIMULATION AND EXPERIMENTAL VALIDATION 
A model has been built in Verilog-A HDL using data from a 
TCAD simulation of a SPAD. The Verilog-A model simulations 
have been carried out using Cadence Spectre. The SPAD model 
is operated under a 100-kΩ passive quenching resistor, and 
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proved to have fidelity to the real-life one, as matched 
parameters like the breakdown voltage (10.3V at Fig. 3 (top)). 
When making the Verilog-A model, the most difficult 
parameter to determine was the density of recombination 
centers, 𝑁𝑇. This is a technology parameter which is not often 
available. Hence, a process of calibration was needed. In order 
to do so, we employed the experimental DCR results of obtained 
by [9] and took the DCR value at 0.65V of excess voltage as a 
reference. Bottom of Fig. 3, shows how the complete model 
matches the experimental results quite well, getting a relative 
error no greater than 7% from 0.55V excess bias voltage 
onwards. It is also possible to see how a model without the self-
heating effect (No SH) or without the trap cross-section 
dependence on the temperature (No Trap(T)), underestimates 
the dark count rate significantly as early as 0.8V of excess bias. 
With these results we can tell that this SPAD is indeed heavily 
affected by self-heating. Also, not taking the TAT contribution 
to DCR can lead to an overestimation of dark counts as a result 
of overestimating 𝑁𝑇 by more than two orders of magnitude.  
VI. CONCLUSION 
In this paper a new approach to model a single-photon avalanche 
diode has been proposed through TCAD simulations and 
Verilog-A modelling. This approach has proven to be accurate 
to describe the behavior of carrier generation, and to diagnose 
some problems of the real SPADs like, in this case, self-heating. 
The model can be also used to improve and design circuits, since 
Verilog-A is integrated in Spectre and SPAD arrays are usually 
limited by dark counts, especially in time-of-flight applications. 
Also it can be used to design a SPAD at a given technology and 
make it appropriate for a specific purpose. For example, we 
could engineer the electric field at the junction by means of 
TCAD simulation and try to negate the band-to-band tunneling 
component of the primary DCR. The advantage of using TCAD 
simulations is that the final model can be easily modified to 
include other complex SPADs structures like virtual guard rings.  
ACKNOWLEDGEMENT 
This work was funded by Junta de Andalucı́a’s through grant 
TIC 2012-2338, Spanish MINECO project TEC2015-66878-
C3-1-R (co-funded by ERDF-FEDER) and by ONR under grant 
N000141410355.   
REFERENCES 
[1] R. Mita, G. Pallumbo and P. G. Fallica, “Accurate model for single-
photon avalanche diodes,” IET Circuits, Devices Syst., vol. 2, no. 2, pp. 
207–212, Apr. 2008. 
[2] F. Zappa, A. Tossi, A. Dalla Mora and S. Tisa, “SPICE modeling of 
single photon avalanche diodes,” Sens. Actuators A, Phys., vol. 153, no. 
2, pp. 197–204, Aug. 2009. 
[3] G. Giustolisi, R. Mita and G. Pallumbo, “Behavioral modeling of 
statistical phenomena of single-photon avalanche diodes,” Int. J. Circuit 
Theory Appl., vol. 40, no. 7, pp. 661–679, 2012. 
[4] Z. Cheng, X. Cheng, D. Palubiak, M. J. Deen, and H. Peng, “A 
Comprehensive and Accurate Analytical SPAD Model for Circuit 
Simulation,” IEEE Trans. Electron Devices, vol. 63, no. 5, pp. 1940–
1948, May 2016. 
[5] G. A. M. Hurkx, D. B. M. Klaasen and M. P. G. Knuvers, “A New 
Recombination Model for Device Simulation Including Tunneling,” 
IEEE Trans. Electron Devices, vol. 39, no. 2, pp. 331–338, Feb. 1992. 
[6] K. H. Kao et al, “Direct and Indirect Band-to-Band Tunneling in 
Germanium-Based TFETs,” IEEE Trans. Electron Devices, vol. 59, no. 
2, pp. 292–301, Feb. 2012. 
[7] E. A. G. Webster and R. K. Henderson, “A TCAD and Spectroscopy 
Study of Dark Count Mechanisms in Single-Photon Avalanche Diodes,” 
IEEE Trans. Electron Devices, vol. 60, no. 12, pp. 4014–4019, Dec. 
2013. 
[8] Atlas User’s Manual: Device Simulation Software. Silvaco Inc., Santa 
Clara, CA, 2016. 
[9] I. Vornicu, R. Carmona-Galán, B. Pérez-Verdú and Á. Rodríguez-
Vázquez, “Compact CMOS active quenching/recharge circuits for 
SPAD arrays,” in Int. J. of Circuit Theory and Applicat., vol. 44, No. 4, 
pp. 917-928, Apr. 2015. 
[10] M. M. Sokoloski, “Structure and Kinectics of Defects in Silicon,” 
NASA, Washington D.C., Nov. 1967. 
[11] S. Rein, Lifetime Spectroscopy. A Method of Defect Characterization in 
Silicon for Photo-voltaic Applications, 1st Ed. Berlin Heidelberg, 
Germany, Springer-Verlag: 2005. 
[12] D. B. Horoshko, V. N. Chizhevsky and S. Ya. Kilin, “Full response 
characterization of afterpulsing in single-photon detectors,” in J. of 
Modern Opctics, vol. 64, no. 2, pp. 191–195, Mar. 2017. 
[13] S. M. Sze and K. K. Ng, Physics of Semiconductor Devices, 3rd ed. New 
York, NY, USA: Wiley, 2007. 
[14] A. Mitonneau, A. Mircea, G. M. Martin and D. Pons, “Electron and Hole 
Capture Cross-Sections at Deep Centers in Gallium Arsenide” in Revue 
de Physique Appliquée, Tome 14, pp. 853-861, Oct. 1979.
Fig. 3. Example of a simulation run with 1.25 V of excess bias at 40ºC (top), 
and simulation results of the primary DCR with excess bias voltage for the 
complete model and some partially complete instances of the model (bottom). 
140
